commit | aec89c91f4e0c382978411ee4b86d51b2d3354fd | [log] [tgz] |
---|---|---|
author | Angel Pons <th3fanbus@gmail.com> | Fri Oct 30 11:56:02 2020 |
committer | Commit Bot <commit-bot@chromium.org> | Wed Nov 11 12:58:25 2020 |
tree | e9f8e7c36f3c55ed6b0b0494885d5e792d260523 | |
parent | df44c35a920cdb3c6d7ff639f1f39f9cd9fd67d4 [diff] |
UPSTREAM: sb/intel/lynxpoint/sata: Simplify RMW operations Introduce the `sir_unset_and_set_mask` helper and update the one PCI read-modify-write operation that is somehow not reproducible. BUG=none BRANCH=none TEST=none Change-Id: I2811404a71253bd677d5572682cbb13f2402e663 Signed-off-by: Patrick Georgi <pgeorgi@google.com> Original-Commit-Id: d00af4fbacfafaed18be571719c06f1f84b61599 Original-Change-Id: I30ad6ef8ad97ee0a8dc2297fba5bbbfe24f00f1c Original-Signed-off-by: Angel Pons <th3fanbus@gmail.com> Original-Reviewed-on: https://review.coreboot.org/c/coreboot/+/47030 Original-Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Original-Reviewed-by: Nico Huber <nico.h@gmx.de> Original-Reviewed-by: Michael Niewöhner <foss@mniewoehner.de> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/third_party/coreboot/+/2532256 Reviewed-by: Patrick Georgi <pgeorgi@chromium.org> Commit-Queue: Patrick Georgi <pgeorgi@chromium.org> Tested-by: Patrick Georgi <pgeorgi@chromium.org>
coreboot is a Free Software project aimed at replacing the proprietary BIOS (firmware) found in most computers. coreboot performs a little bit of hardware initialization and then executes additional boot logic, called a payload.
With the separation of hardware initialization and later boot logic, coreboot can scale from specialized applications that run directly firmware, run operating systems in flash, load custom bootloaders, or implement firmware standards, like PC BIOS services or UEFI. This allows for systems to only include the features necessary in the target application, reducing the amount of code and flash space required.
coreboot was formerly known as LinuxBIOS.
After the basic initialization of the hardware has been performed, any desired “payload” can be started by coreboot.
See https://www.coreboot.org/Payloads for a list of supported payloads.
coreboot supports a wide range of chipsets, devices, and mainboards.
For details please consult:
ANY_TOOLCHAIN
Kconfig option if you’re feeling lucky (no support in this case).Optional:
make menuconfig
and make nconfig
)Please consult https://www.coreboot.org/Build_HOWTO for details.
If you want to test coreboot without any risks before you really decide to use it on your hardware, you can use the QEMU system emulator to run coreboot virtually in QEMU.
Please see https://www.coreboot.org/QEMU for details.
Further details on the project, a FAQ, many HOWTOs, news, development guidelines and more can be found on the coreboot website:
You can contact us directly on the coreboot mailing list:
https://www.coreboot.org/Mailinglist
The copyright on coreboot is owned by quite a large number of individual developers and companies. Please check the individual source files for details.
coreboot is licensed under the terms of the GNU General Public License (GPL). Some files are licensed under the “GPL (version 2, or any later version)”, and some files are licensed under the “GPL, version 2”. For some parts, which were derived from other projects, other (GPL-compatible) licenses may apply. Please check the individual source files for details.
This makes the resulting coreboot images licensed under the GPL, version 2.