blob: 9123a6e5e86a14f7650a7e01917387de76fb5db4 [file] [log] [blame]
/* Copyright 2015 The ChromiumOS Authors
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
#include "common.h"
#include "irq_chip.h"
#include "keyboard_raw.h"
#include "keyboard_scan.h"
#include "registers.h"
#include "task.h"
#define KSOH_PIN_MASK (((1 << (KEYBOARD_COLS_MAX - 8)) - 1) & 0xff)
/*
* Initialize the raw keyboard interface.
*/
void keyboard_raw_init(void)
{
uint32_t int_mask;
/* Ensure top-level interrupt is disabled */
keyboard_raw_enable_interrupt(0);
/*
* bit2, Setting 1 enables the internal pull-up of the KSO[15:0] pins.
* To pull up KSO[17:16], set the GPCR registers of their
* corresponding GPIO ports.
* bit0, Setting 1 enables the open-drain mode of the KSO[17:0] pins.
*/
IT83XX_KBS_KSOCTRL = 0x05;
/* bit2, 1 enables the internal pull-up of the KSI[7:0] pins. */
IT83XX_KBS_KSICTRL = 0x04;
#ifdef CONFIG_KEYBOARD_COL2_INVERTED
/* KSO[2] is high, others are low. */
IT83XX_KBS_KSOL = BIT(2);
/* Enable KSO2's push-pull */
IT83XX_KBS_KSOLGCTRL |= BIT(2);
IT83XX_KBS_KSOLGOEN |= BIT(2);
#else
/* KSO[7:0] pins low. */
IT83XX_KBS_KSOL = 0x00;
#endif
/* critical section with interrupts off */
int_mask = read_clear_int_mask();
/*
* KSO[COLS_MAX:8] pins low.
* NOTE: KSO[15:8] pins can part be enabled for keyboard function and
* rest be configured as GPIO output mode. In this case that we
* disable the ISR in critical section to avoid race condition.
*/
IT83XX_KBS_KSOH1 &= ~KSOH_PIN_MASK;
/* restore interrupts */
set_int_mask(int_mask);
/* KSI[0-7] falling-edge triggered is selected */
IT83XX_WUC_WUEMR3 = 0xFF;
/* W/C */
IT83XX_WUC_WUESR3 = 0xFF;
task_clear_pending_irq(IT83XX_IRQ_WKINTC);
/* Enable WUC for KSI[0-7] */
IT83XX_WUC_WUENR3 = 0xFF;
}
/*
* Finish initialization after task scheduling has started.
*/
void keyboard_raw_task_start(void)
{
IT83XX_WUC_WUESR3 = 0xFF;
task_clear_pending_irq(IT83XX_IRQ_WKINTC);
task_enable_irq(IT83XX_IRQ_WKINTC);
}
/*
* Drive the specified column low.
*/
test_mockable void keyboard_raw_drive_column(int col)
{
int mask;
uint32_t int_mask;
/* Tri-state all outputs */
if (col == KEYBOARD_COLUMN_NONE)
mask = 0xffff;
/* Assert all outputs */
else if (col == KEYBOARD_COLUMN_ALL)
mask = 0;
/* Assert a single output */
else
mask = 0xffff ^ BIT(col);
#ifdef CONFIG_KEYBOARD_COL2_INVERTED
/* KSO[2] is inverted. */
mask ^= BIT(2);
#endif
IT83XX_KBS_KSOL = mask & 0xff;
/* critical section with interrupts off */
int_mask = read_clear_int_mask();
/*
* Because IT83XX_KBS_KSOH1 register is shared by keyboard scan
* out and GPIO output mode, so we don't drive all KSOH pins
* here (this depends on how many keyboard matrix output pin
* we are using).
*/
IT83XX_KBS_KSOH1 = (IT83XX_KBS_KSOH1 & ~KSOH_PIN_MASK) |
((mask >> 8) & KSOH_PIN_MASK);
/* restore interrupts */
set_int_mask(int_mask);
}
/*
* Read raw row state.
* Bits are 1 if signal is present, 0 if not present.
*/
test_mockable int keyboard_raw_read_rows(void)
{
/* Bits are active-low, so invert returned levels */
return IT83XX_KBS_KSI ^ 0xff;
}
/*
* Enable or disable keyboard matrix scan interrupts.
*/
void keyboard_raw_enable_interrupt(int enable)
{
if (enable) {
IT83XX_WUC_WUESR3 = 0xFF;
task_clear_pending_irq(IT83XX_IRQ_WKINTC);
task_enable_irq(IT83XX_IRQ_WKINTC);
} else {
task_disable_irq(IT83XX_IRQ_WKINTC);
}
}
/*
* Interrupt handler for keyboard matrix scan interrupt.
*/
void keyboard_raw_interrupt(void)
{
IT83XX_WUC_WUESR3 = 0xFF;
task_clear_pending_irq(IT83XX_IRQ_WKINTC);
/* Wake the scan task */
task_wake(TASK_ID_KEYSCAN);
}
int keyboard_raw_is_input_low(int port, int id)
{
return !(IT83XX_GPIO_DATA_MIRROR(port) & BIT(id));
}