New fast PNaCl translator that will eventually be included with PNaCl. crbug.com/352210

Clone this repo:
  1. cb642c8 Refactor vector register moves. by Nicolas Capens · 3 weeks ago master
  2. 10626a8 Optimize common vector shuffle patterns for ARM32. by Nicolas Capens · 3 weeks ago
  3. e4707fe Fix vector packing pseudo-instruction. by Nicolas Capens · 3 weeks ago
  4. 507495a Implement vector intrinsics for ARM32. by Nicolas Capens · 3 weeks ago
  5. f45aa6e Support saturating vector add and subtract on ARM32. by Casey Dahlin · 3 weeks ago
  6. 86e2126 Support vector shift by constant for ARM32. by Nicolas Capens · 3 weeks ago
  7. b4ab3a2 Add intrinsic lowering stubs for ARM. by Nicolas Capens · 3 weeks ago
  8. 83670e6 Upload pnacl-subzero changes to Gerrit by default by Aaron Gable · 3 months ago
  9. ca3f7bf Do not inline GlobalContext TLS methods. by Lei Zhang · 5 months ago
  10. fb705a6 Fix lowering ARM shift by zero as a move. by Nicolas Capens · 6 months ago
  11. 6c629dc Fix potential null pointer dereference. by Nicolas Capens · 6 months ago
  12. 47b6ba6 Optimize floating-point minimum/maximum operations. by Nicolas Capens · 8 months ago
  13. eb568f5 Implement minps/maxps x86 instructions. by Nicolas Capens · 8 months ago
  14. e965530 Add boolean type property function. by Nicolas Capens · 8 months ago
  15. 71f6c8d [SubZero] Generate spin-lock for atomic load store by Jaydeep Patil · 8 months ago
  16. c48bb8b Fix swizzle of second vector. by Nicolas Capens · 9 months ago
  17. 59b0dad Subzero: Add a new document describing the register allocator. by Jim Stichnoth · 9 months ago
  18. 36bcf2d Optimize single-vector shuffling. by Nicolas Capens · 9 months ago
  19. e986b31 Perform address optimization of sub-vector load/store. by Nicolas Capens · 9 months ago
  20. aaf04f5 Optimize x86-64 addressing with a 32-bit unsigned index. by Nicolas Capens · 9 months ago